

PARALLEL PIPELINE SOLUTION FOR HARDWARE IMPLEMENTATION OF ARTIFICIAL NEURAL NETWORKS WITH IN CIRCUIT REAL TIME WEIGHT UPDATE

Sándor-Tihámér BRASSAI^{1,2}, László BAKÓ^{1,2}, Lajos LOSONCZI^{2,3}, László-Ferenc MÁRTON^{1,2}

¹Sapientia - Hungarian University of Transilvania, Romania, www.sapientia.ro

²NSRG- Neural System Research Group of Sapientia Hungarian University of Transilvania, Romania

³Lambda Communications Ltd., Romania www.lambda.ro

INTRODUCTION:The FPGA circuits meet more and more different types of applications for real-time operational implementation. From the point of view of hardware implementation of artificial neuronal networks, the FPGA circuits represent a suitable, non-negligible, efficient hardware support.

In this paper the parallel pipeline hardware model of different types of artificial neural networks are presented, with efficient utilization of FPGA circuit resources.

The presented parallel-pipeline models provide real-time calculation of the network output and the weight update.

For RBF-ANN and for Kohonen SOM the weight adaptation is realised in parallel with the network output calculation.






The resulted architecture of CMAC, RBF and Kohonen SOM can be compared based on the architecture presented in the figures.

The use of combination of different types of design (Xilinx ISE Project Navigator, Embedded Development Kit, Xilinx System Generator) and testing (ChipScope Pro Analyzer) tools and methodologies allows rapid


prototyping and start-up of hardware implementation of artificial neural networks.

The embedded processor cores are useful in handling the network parameters, weight initialization, weight storage, in the testing process of the hardware implemented ANN. The ANNs were implemented in VHDL, the IP cores were generated with System Generator. The resulted IP cores with artificial neural networks were integrated on the bus (PLB, AXI) of the embedded processor cores.

CMAC-ANN Cerebellar Model Articulation Controller Artificial Neural Network



Surface approximation with CMAC ANN




The developed network is very fast, in 8 clock cycles the network output and weight update is processed regardless of the number of network inputs.

Hardware implemented ANN characteristics:

- Implementation of the artificial neural networks in VHDL
- Fixed point arithmetic for data representation
- Scalable architectures with GENERIC parameters
- Easy integration in real application with Simulink System Generator


Used FPGA chips XILINX SPARTAN 3, XILINX SPARTAN 3E, XILINX SPARTAN 6, Virtex II Pro, Virtex V.

RBF-ANN Radial Basis Function Artificial Neural Network




$$y = w_0 + \sum_{i=1}^M w_i \cdot \exp\left(-\frac{1}{2} \sum_{j=1}^n \frac{(u_j - c_{ij})^2}{\sigma_{ij}^2}\right)$$





RBF ANN output processing



Example of application of RBF ANN for environment modeling based on ultrasound distance measurements



Kohonen SOM -Self Organizing Map



Application of hardware implemented Kohonen network for path planning of an autonomous mobile robot

ACKNOWLEDGEMENT

This work is part of the project funded by the Romanian National Authority for Scientific Research, grant No. 347/23.08.2011