Performance and Memory Access Analysis for Embedded Multi-Core Media Signal Processing Platforms using NoCTrace

Jens Brandenburg and Benno Stabernack
Fraunhofer Institute for Telecommunications, Heinrich Hertz Institute
Image Processing Department, Embedded Systems Group
Einsteinufer 37, 10587 Berlin, Germany
http://www.hhi.fraunhofer.de/

Abstract. Optimizing memory partitioning, memory hierarchy, memory characteristics and allocation of data structures formulates a multidimensional HW/SW co-optimization problem with increasing complexity. This is especially the case for state of the art media signal processing applications running on multi-core platforms with their growing demand for high memory bandwidths. In order to aid the developer with these optimization tasks, performance and memory access analysis tools are needed. Nowadays there exist many different vendor specific debug and profiling tools for different processor architectures addressing different aspects of the overall co-optimization problem. Moving to heterogeneous platforms makes the combination and integration of the different profiling data a challenging task. Moreover it is important to combine the profiling results with information gathered from dedicated components, like interrupts, signals and/or synchronization events, representing the actual hardware platform. To overcome these issues we propose a system level architecture exploration tool called NoCTrace, which uses SystemC as input for the architectural description of the parallel computing system to trace all hardware aspects of the modeled simulation platform in a flexible and generic approach. The tool has been extensively extended to provide comprehensive memory access analysis by gathering cycle accurate bus access statistics combined with detailed program flow information.
Performance and Memory Access Analysis for Embedded Multi-Core Media Signal Processing Platforms using NoCTrace

Jens Brandenburg and Benno Stabernack, Fraunhofer Institute for Telecommunications, Heinrich Hertz Institute, Germany

Motivation

Goal: Combined run time profiling methodology for parallel computing platforms in respect to HW and SW

Software

- Find an optimal system level programming model which is suitable for an application specific embedded system
- Find an optimal processor level programming model which is optimized for different processor architectures and applications

Hardware

- Find an optimal system architecture which fulfills the needs of our system level programming model
- Find an processor base architecture which is compiler friendly, extensible and scalable

Generic

- Generic approach in respect to actual architecture of the platform e.g.
  - Independent of type and number of processing elements
  - Support all kind of memory system hierarchies / cache / TCM
  - Interconnection networks e.g. Network on Chip

Methodology

SystemC commonly used for the implementation of virtual platform simulation models

Simulation based Tracing and Profiling

- SystemC is a C++ class library providing an event driven simulation kernel (executable is the simulator)
- Implementation of concurrency needed for hardware modeling
- Modeling hardware architectures with different abstraction levels and different timing models / accuracy
- Most used for modeling system-level designs
- Provides simulation kernel
- SystemC kernel + user defined architecture description is executable specification

Hardware Tracing

- Bus interfaces to all memory components e.g. TCM, cache
- Timely behavior using clock observation
- System bus interface to external devices
- Program counter of every processing element
- Place probes for any other signals that needs to be observed

Software Profiling

- Use of ISS simulators of used processor cores
- Observation of program counter
- Static analysis of application code
- Generate runtime profile of program counter and associate application code and code map table

Use Case H.264/SVC Decoder

- SVC uses a layered coding approach, where the base layer conforms to H.264/AVC
- Multiple successive enhancement layers can be decoded to increase video resolution, frame rate and/or quality
- Inter layer prediction is used to decrease the combined bit-rate of all video layers

Results

- Platform simulation model (PSM) with 8 MIPS32 10 cores, running 2 parser and 6 reconstruction tasks
- SVC bit-streams contains 3 layers with resolutions: 416x240 (L1), 832x480 (L2)
- Decode 8 frames using IPPPPP
- PSM performs memory accesses during 84.1% of the whole execution time
- Memory access latency varies between: 0.4 cc/byte – 45 cc/byte

Use Case H.264/SVC Decoder

- Scalable Video Coding (SVC) is an amendment to H.264/AVC
- SVC uses a layered coding approach, where the base layer conforms to H.264/AVC
- Multiple successive enhancement layers can be decoded to increase video resolution, frame rate and/or quality
- Inter layer prediction is used to decrease the combined bit-rate of all video layers