***************************************************************************
Interconnect test pattern number 2 (for short fault detection):
***************************************************************************

Boundary scan chain number 0:

Test pattern:
TP[0][2]:
 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Expected result - shifted out while the next TP is shifted in:
ER[0][2]:
 0 0 0 1 0 1 0 1 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Mask bits (for this expected result):
MB[0][2]:
 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Boundary scan chain number 1:

Test pattern:
TP[1][2]:
 0 0 0 0 0 0 0 0 1 1 0 1 0 1 0 1 0 1
Expected result - shifted out while the next TP is shifted in:
ER[1][2]:
 0 0 0 0 0 0 0 0 0 1 0 1 0 1 0 1 0 1
Mask bits (for this expected result):
MB[1][2]:
 1 1 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0

Primary inputs and corresponding control signals:

PI[2]:
 0 1 0 1 0 1 0 1
CS[2]:
 1 1 1 1 1 1 1 1

Expected values and masks at primary outputs:

PO[2]:
 0 1 0 1 0 1 0 1
POM[2]:
 1 1 1 1 1 1 1 1