[previous] [next] [contents]    The basic 1149.4 architecture

The basic 1149.4 architecture may be represented as illustrated in figure 1, where the four additional structures referred above are shown.

1000.gif (11254 bytes)

Figure 1: The basic 1149.4 architecture.

Each analog I/O pin has an associated ABM that provides extended controllability and observability operations, enabling interconnect testing and certain types of parametric testing operations. Notice also that ABMs and DBMs are serially connected in an extended boundary scan (BS) register, which also includes cells belonging to the TBIC (as will be described later). Apart from the additional structures referred, the overall test architecture is clearly identical to 1149.1, as would be expected.

The operation of the 1149.4 infrastructure may be exemplified as follows:

  • An analog input is externally applied to AT1 and the analog output is monitored at AT2
  • AT1 and AT2 are connected to the two-wire internal test bus, respectively to AB1 and AB2
  • From AB1 the signal can be routed to the core or to a function output pin
  • Responses are routed to AB2 from the core or from a function input pin