• Conference
   Social Program
   Conference Venue
   Call for Papers
   Invited Speakers
   Special Sessions
      ALMA Project
      EU-Funded Projects
      Remote FPGA Labs
   Past Events
   Travel Guide
   Local Guide
   Leisure Activities
   Conference Guide

   Submission deadline
25 October 2013
Abstracts due Nov. 4, 2013
Papers due Nov. 11, 2013 (strict deadline)
   Author Notification
6 December 2013
9 December 2013
   Camera-Ready and Author Registration
3 January 2014
   Early Registration until
21 February 2014
   Late Registration after
21 February 2014
   Conference date
14-16 April 2014

• Papers
   Guide for Presenters
   Guide for Authors
   Submit Your Paper

• Travel Information
   How to get here

•  Contact
    Email to us
   Conference Secretariat

ALMA Project Special Session

This session will present the ALMA approach for automatic compilation of Matlab-like Scilab code to high-performance multicore systems. (link).

April 15 (Tuesday), 15:50 - 18:00, Session T3-B

15:50 - 16:20

Jürgen Becker
Timo Stripf
Karlsruhe Institute of Technology

Title: Introducing the ALMA Approach for Compiling Scilab to Multi-Core Architectures


Jürgen Becker is Full Professor for Embedded Electronic Systems in the department of Electrical Engineering and Information Technology at Universität Karlsruhe (TH). His actual research is focused on industrial-driven System-on-Chip (SoC) integration with emphasis on heterogenous multi-core architecture solutions with high performance issues and safety features. This includes also online adaptivity, e.g. dynamically reconfigurable hardware technologies.

Primary applications are automotive, industrial automation and communication systems. Prof. Becker is Head of the Institute for Information Processing (ITIV) and Department Director of Electronic Systems and Microsystems (ESM) at the Computer Science Research Center (FZI). From 2001 - 2005 he has been Co-Director of the International Department at Universität Karlsruhe (TH), and from 2002 - 2008 Associate Editor of the IEEE Transactions on Computers.

He is author and co-author of more than 400 scientific papers, and active as general and technical program chairman of national / international conferences and workshops. He is executive board member of the german IEEE section, Board member of the GI/ITG Technical Committee of Architectures for VLSI Circuits, and Senior Member of the IEEE. Since October 2005 Prof. Becker has been Board Member and Vice-President ("Prorektor") for Studies and Teaching at Universität Karlsruhe (TH), and from October 2009 - April 2012 Chief Higher Education Officer (CHEO) in the new Karlsruhe Institute of Technology - KIT. Since July 2012 Prof. Becker is Secretary General of CLUSTER - the association of 12 leading European technical universities. In May 2013 Juergen Becker received the honorary doctor (Dr. h. c.) from Technical University of Budapest.

16:20 - 16:45

Gerard Rauwerda
Recore Systems
The Netherlands

Title: Multi-Core Architectures targeted by ALMA Flow


Gerard Rauwerda is CTO and co-founder at Recore Systems. He has a background in electrical engineering, and a PhD in heterogeneous many-core SoCs for adaptive wireless communications systems. His interests lie in fault-tolerant many-core data processing platforms and programmer-friendly efficient parallel programming of many-core systems.

16:45 - 17:10

Ali El Moussawi
Universite de Rennes I
INRIA Research Institute

Title: ADL-based Fine-Grain Optimizations within the ALMA Flow


Ali Hassan EL MOUSSAWI is a Ph.D. student at University of Rennes 1. He received a Master's degree in Computer Science from University of Paris IV, and worked as an intern in Texas Instruments France (2012). He is currently working on source-to-source compiling techniques. His research interests include Polyhedral Model, SIMD vectorization and Floating-to-Fix point conversion.

17:10 - 17:35

Panayiotis Alefragis
Technological Educational Institute of Western Greece

Title: Mapping and Scheduling Coarse Grain Hierarchical Task Graphs on Multi-core Architectures


Prof. Panayiotis Alefragis has more than 18 years of experience in software engineering and the design of optimization algorithms for very large scale problems in various application areas. He has coauthored over 40 articles in refereed scientific journals & conference proceedings and he has extensive practical experience by participating in various national and international research projects in the above areas.

His research interests include software engineering, parallel/distributed computing and systems, grid computing, programming langu¬a¬ges and compilers, business rules modeling, resource scheduling algorithms, algorithm engineering, integer and combinatorial optimization, wireless / mobile network applications and embedded design optimization.

Prof. Alefragis was one of the founders and the Managing Director of Lyseis Ltd, a specialized software company for optimization software for the airline industry, with clients including, among others, Lufthansa AG and AIMS.He is currently faculty of the Computers and Informatics Engineering Department of the TEI of Western Greece. Prof. Alefragis holds a Diploma and a PhD in Electrical & Computer Engineering from University of Patras. He is a member of the IEEE and the Engineering Chamber of Greece. He can be contacted by sending an e-mail at alefrag at teimes.gr.

17:35 - 18:00

Timo Stripf
Ali El Moussawi
Panayiotis Alefragis

Title: Demonstration of the Integrated ALMA Toolflow


Timo Stripf is a Post-Doc student in the research group of Jürgen Becker in the department of Electrical Engineering and Information Technology (ITIV) at Karlsruhe Institute of Technology (KIT). He received his diploma in computer science in 2007 and successfully passed his PhD defense in 2013. He has participated in the 4S and MORPHEUS European project as well as the KAHRISMA national funded project.

He is currently coordinating the ALMA European Project. His research interests are architecture description languages (ADL) for processor core and MPSoCs, superscalar and VLIW processor architecture design, compiler toolchains for VLIW processors, ADL-based SystemC simulation and Matlab to C compilation.

ARC © 2014 Copyright Reserved